

<b>Notice of References Cited</b>	Application/Control No. 09/886,855		Applicant(s)/Patent Under Reexamination PITSIANIS ET AL.	
	Examiner Satish S. Rampuria		Art Unit 2191	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,598,221 B1	07-2003	Pegatoquet et al.	717/152
*	B	US-5,790,858 A	08-1998	Vogel, Keith Randel	717/130
*	C	US-6,735,690 B1	05-2004	Barry et al.	712/244
*	D	US-6,175,948 B1	01-2001	Miller et al.	716/7
*	E	US-5,848,255 A	12-1998	Kondo, Yoshikazu	712/212
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Eichenberger et al., Register allocation for predicated code, IEEE, Dec 1995 Page(s): 180-191
	V	Muresan et al., Current consumption dynamics at instruction and program level for a VLIW DSP processor, IEEE, 2001, Page(s): 130- 135
	W	Zalamea et al., Modulo scheduling with integrated register spilling for clustered VLIW architectures, IEEE, 2001 Page(s): 160-169
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.